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Abstract Graphs are important in many applications. However, their analysis on
conventional computer architectures is generally inefficient because it involves
highly irregular access to memory when traversing vertices and edges. As an ex-
ample, when finding a path from a source vertex to a target one the performance is
typically limited by the memory bottleneck whereas the actual computation is triv-
ial. This paper presents a methodology for embedding graphs into silicon, where
graph vertices become finite state machines communicating via the graph edges.
With this approach many common graph analysis tasks can be performed by prop-
agating signals through the physical graph and measuring signal propagation time
using the on-chip clock distribution network. This eliminates the memory bottleneck
and allows thousands of vertices to be processed in parallel. We present a domain-
specific language for graph description and transformation, and demonstrate how it
can be used to translate application graphs into an FPGA board, where they can be
analyzed up to 1000× faster than on a conventional computer.
Keywords: graph processing, average shortest path, breadth-first search, hardware
acceleration, FPGA, drug discovery, domain-specific language, Haskell
1 Introduction
Network science is an emerging field combining models, theories and methods
across application areas that involve processing large-scale graphs, e.g. social,
telecommunication and biological networks [1]. A lot of on-going research is dedi-
cated to the discovery of new algorithms for processing graphs, particularly focus-
ing on improving their asymptotic complexity, where the runtime of an algorithm
is characterized using the big O notation and constant factors are ignored. For ex-
ample, breadth-first search, a textbook algorithm for computing the shortest path
between two vertices in an unweighted graph, takes O(|V |+ |E|) time to process a
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graph with the vertex set V and the edge set E, e.g. see [2]. Here the big O notation
hides the constant factors c1 and c2 in the more precise runtime bound c1|V |+c2|E|
for the sake of convenience and simplicity. The research on graph algorithms, there-
fore, tends to focus on improving the asymptotic complexity while paying little
attention to constant factors.
In this paper we take an orthogonal approach: our primary focus is the improve-
ment of the underlying constant factors by physically embedding graphs in silicon
and making vertices communicate locally and directly, which is radically different
from conventional graph processing in software that involves an indirect traversal of
a graph data structure stored in memory. We do not claim any asymptotic improve-
ments to classic graph algorithms, but we demonstrate that the proposed approach
can provide 2-3 orders of magnitude speedups for sizable real-life graphs compared
to a conventional software implementation. We automate the presented approach by
developing a graph transformation language that allows the user to parse application
graphs, perform common graph transformations, write graphs into an FPGA in the
form of a circuit netlist, and execute graph analysis queries.
It is important to note that the presented approach is suitable only for those ap-
plications where the overhead associated with embedding the graph into an FPGA
is negligible compared to the graph processing runtime. For example, executing a
single shortest-path query takes only a fraction of the time required to synthesize
the FPGA netlist. One therefore needs to execute thousands of such queries in order
to achieve any improvement compared to a conventional software implementation.
Our case study requires the execution of millions of graph analysis queries, which
justifies the upfront cost of graph embedding.
The idea of using FPGAs to accelerate graph processing is not new. However, to
the best of our knowledge, proposed approaches have thus far been predominantly
based on the conventional Turing-style computing paradigm where one or several
processors manipulate a representation of the graph in shared memory. They achieve
acceleration through innovative memory architectures that exploit the flexibility of
FPGAs [3][4] and/or through custom processing cores optimised for graph algo-
rithms [5][6]. In this paper we abandon the conventional data-compute separation:
we synthesize both the data (the graph) and the compute (the mathematical formu-
lation of the breadth-first search algorithm) together into an FPGA. This solution is
not general-purpose, but can achieve much higher acceleration factors.
The contributions of the paper are:
• We present a domain-specific language for manipulating and embedding
graphs in silicon in Section 2. The language is implemented in Haskell [7],
which allows us to reuse existing functional programming abstractions for
graph parsing and manipulation.
• Execution of graph analysis queries requires support of an on-FPGA infras-
tructure that is developed in Section 3.
• We demonstrate the presented methodology using biological network analy-
sis as an example in Section 4.
Future research directions are discussed in Section 5.
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2 Graph Transformation Language
This section presents Centrifuge, a framework for constructing, manipulating, and
embedding graphs in silicon, where they can be analyzed using the accelerator pre-
sented in Section 3. The framework provides a domain-specific language for graph
transformation, a parser for GraphML files, and a hardware synthesis engine for
generating VHDL netlists. Centrifuge is open-source and available at [8].
2.1 Proteins and Networks
Centrifuge is built on algebraic graphs [9], which allows us to reuse existing func-
tional programming abstractions, and formally prove the correctness of graph trans-
formation algorithms. Graphs are represented by the abstract data type Graph a,
where a corresponds to the type of the graph vertices. For example, Graph Int and
Graph ByteString are graphs whose vertices are integers and arbitrary identifiers,
respectively. Our case study (Section 4) is dedicated to protein-interaction graphs,
further referred to simply as networks, for the purpose of drug discovery. Vertices
of these networks are proteins, and edges are known protein interactions. The fol-
lowing type synonyms are defined for convenience:
type Protein = ByteString
type Network = Graph Protein
That is, a Protein is represented simply by its identifier (typically, an alpha-numeric
string), and a Network is a graph whose vertices are proteins.
The developed graph transformation language is fully polymorphic with respect
to the type of graph vertices, however we only discuss protein-interaction networks
in the rest of the section for the sake of simplicity. We refer an interested reader to the
framework documentation [8], which provides examples of using fully polymorphic
versions of the function we discuss.
2.2 Reading and Parsing GraphML Files
GraphML is a popular XML-based file format for graph storage supported by most
graph processing engines. The framework supports reading and parsing GraphML
files using the readGraphML function, whose type is shown in line 2 of Fig. 1. The
graph transformation language is embedded in Haskell and is therefore a purely
functional language, requiring all side-effects to be explicitly reflected in function
types. In the case of the readGraphML function, the type says that the function takes
the path to a GraphML file as the input and returns the resulting network as the out-
put, performing some side-effects during the execution (specifically, IO operations
such as reading a file). The Centrifuge API is pure, which improves the testability
and scalability of the framework.
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1 -- Read and parse a GraphML file describing a network
2 readGraphML :: FilePath -> IO Network
3
4 -- Print a network
5 print :: Network -> IO ()
6
7 -- Synthesise a network into a hardware circuit, write the result to a VHDL file
8 writeVHDL :: Network -> FilePath -> IO ()
9
10 -- Merge a list of proteins into a single protein complex
11 mergeVertices :: [Protein] -> Protein -> Network -> Network
12
13 -- Split a protein complex into a list of proteins
14 splitVertex :: Protein -> [Protein] -> Network -> Network
15
16 -- Compute the subgraph induced by a given protein predicate
17 induce :: (Protein -> Bool) -> Network -> Network
Fig. 1: Overview of graph manipulation functions of the framework API specialized to protein-
interaction networks.
1 -- Read an example network from a GraphML file
2 > g1 <- readGraphML "example.graphml"
3 > print g1
4 edges [("A","B"), ("B","C"), ("B","D"), ("C","E"), ("D","E")]
5
6 -- Merge proteins C and D into a protein complex CD
7 > g2 = mergeVertices ["C","D"] "CD" g1
8 > print g2
9 edges [("A","B"), ("B","CD"), ("CD","E")]
10
11 -- Undo the previous transformation by splitting CD into constituent proteins
12 > g3 = splitVertex "CD" ["C","D"] g2
13 > print g3
14 edges [("A","B"), ("B","C"), ("B","D"), ("C","E"), ("D","E")]
15
16 -- Compute an induced subnetwork
17 > relevantProtein p = p `notElem` ["A","D","CD"]
18 > induce relevantProtein g3
19 edges [("B","C"), ("C","E")]
20
21 -- Map the network into a circuit netlist
22 > writeVHDL g3 "circuit.vhdl"
Fig. 2: An example interactive graph transformation session. See Fig. 3 for illustrations.
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2.3 Transforming Graphs
This section describes examples of graph transformation supported by the presented
language. Fig. 2 shows an example of an interactive graph manipulation session, and
Fig. 3 illustrates the transformations. We cover transformations relevant to the drug
discovery case study: vertex merging and splitting, as well as computing induced
subnetworks. The framework provides more functionality – see the documentation.
(a) Example network
(b) Merging vertices
(c) Splitting vertices (d) Computing an induced subnetwork
Fig. 3: Examples of transforming protein-interaction networks.
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The session starts with parsing a GraphML file (line 1 of the session in Fig. 2).
The obtained network is given the name g1 and printed using the function print;
the network is shown in Fig. 3(a).
Vertex merging can be used to model the formation of protein complexes in the
context of protein-interaction networks. A protein complex is a structure where two
or more proteins physically come together and form a functional unit, the complex,
where all the components are required for the complex to function. To merge a list of
proteins into a complex, one can use the mergeVertices function, as demonstrated
in lines 5-7 of Fig. 2. The implementation is based on the standard functional pro-
gramming abstraction called functor [10]: we use fmap to apply a mapping function
to each vertex of a given graph, as illustrated in Fig. 3(b), and if two vertices are
mapped into the same target they are merged. The implementation is given below.
-- Merge a list of vertices ’vs’ into a vertex ’u’
mergeVertices :: Eq a => [a] -> a -> Graph a -> Graph a
mergeVertices vs u = fmap $ \x -> if x `elem` vs then u else x
Protein complexes may be unstable and their dissociation could be modeled by split-
ting the corresponding vertex of the network preserving its connectivity. Lines 9-11
of the session demonstrate the use of the function splitVertices to undo the ef-
fect of merging vertices C and D. Note that the resulting graph g3 coincides with the
original graph g1. Vertex splitting is implemented using another standard functional
programming abstraction called monad [10][11], where each vertex of the graph
can be substituted with a subgraph, subsequently flattening the result, as shown in
Fig. 3(c). The substitution function is denoted by the operator >>= in the code below.
-- Split a vertex ’u’ into a list of vertices ’vs’
splitVertex :: Eq a => a -> [a] -> Graph a -> Graph a
splitVertex u vs g = g >>= \x -> if x == u then vertices vs else vertex x
An important step in the drug discovery process is the identification of proteins that
are relevant to a specific biological process, and discarding the remaining ones from
the network under consideration, i.e. computing the induced subnetwork on the set
of relevant proteins. This can be achieved using the induce function, see lines 13-15
in the session. The example predicate relevantProtein discards proteins A, D and
CD, and can be implemented as follows:
relevantProtein :: Protein -> Bool
relevantProtein p = p `notElem` ["A","D","CD"]
Here the function notElem returns True if the given element does not belong to the
given list. Note that discarding the non-existent vertex CD is allowed.
The implementation of induce can also be expressed in terms of the monad
abstraction, where discarded vertices are substituted with empty subgraphs, which
effectively removes these vertices from the graph – see Fig. 3(d) and the code below.
-- Discard vertices that do not satisfy a given predicate ’p’
induce :: (a -> Bool) -> Graph a -> Graph a
induce p g = g >>= \x -> if p x then vertex x else empty
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Another reason to remove a vertex in the drug discovery context is to account
for the introduction of a drug into the system, which can bind to certain proteins,
preventing them from participating in their usual interactions. The removal of a
vertex v can be expressed as computing an induced subgraph on all vertices but v.
A graph transformation session is typically ended by saving the result in a
GraphML file or embedding it into an FPGA for accelerating its analysis, as de-
scribed in Section 3. Graph embedding is performed by the function writeVHDL.
The presented graph transformation language relies on powerful functional pro-
gramming abstractions, such as functor and monad, which allows the user of the
framework to implement common graphs transformations in a concise and clear
manner, as well as reuse existing functional programming libraries. Further exam-
ples of graph transformation can be found in [9].
3 Embedding Graphs into FPGAs
While the presented language is an expressive and powerful tool for manipulating
graph descriptions, executing graph algorithms in software is generally inefficient
due to the memory bottleneck. To this end we present an FPGA-based hardware ac-
celeration backend that supplements the language described in Section 2. The back-
end provides significant improvement in shortest path calculations compared to an
optimised software implementation (we compare the two in Section 4).
Even though there are other hardware-based solutions for accelerating graph
computations including many-core/cluster-based systems [12][13] and GPUs [14][15],
we argue that FPGAs are better suited for the following reasons:
1. They are more cost effective than clusters of general purpose processors.
2. They allow a direct mapping between network elements and physical silicon
structures (i.e. vertices can be mapped to flip-flops and edges to interconnect
paths, as will be discussed shortly). This increases both the scale and absolute
performance of computations compared to more abstract network representa-
tions that are necessary in GPU and DSP implementations.
3. They are programmable, so a single device can be used to analyse multiple
networks, unlike ASICs. This is particularly useful if the underlying network is
frequently updated (e.g. due to acquisition of new data).
3.1 General Architecture
An architectural overview of the accelerator is shown in Fig. 4. At the core, the ac-
celerator consists of an in silico instance of the graph to be processed, synthesized
by mapping vertices to individual memory elements (flip-flops) and edges to com-
binational paths between these elements. The resulting hardware graph is encapsu-
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lated by the control circuitry to enable/disable selected vertices, coordinate compu-
tation, and read shortest-path computation results. An on-chip software processor
(NIOS II) is also included to communicate with the host computer and provide an
Application Programming Interface (API) for graph processing.
3.2 Graph Traversal in Hardware
The basic idea behind representing graphs using flip-flops and combinational paths
is that we wish to perform graph traversal by propagating logic high values between
flip-flops. The logic state of each flip-flop therefore indicates whether a given ver-
tex has been visited (logic high) or not (logic low). To propagate a “visited” state
between flip-flops, we OR the outputs of all vertex neighbors and use it as an input
to the vertex flip-flop. This mapping scheme is illustrated in Fig. 5.
Mapping
A B
C
D
E
Application Graph
A B
C
D
E
Hardware Representation
Fig. 5: Mapping a graph to a digital circuit for implementing on an FPGA.
Using this hardware representation, shortest path calculation from a starting ver-
tex S is performed as follows. Initially, all vertex flip-flops except for S are reset
(indicating an unvisited state). On the first clock cycle following the initial state,
the “visited” state of S propagates to its immediate neighbors. The newly-visited
vertices then propagate this state to their own neighbors in the following cycle and
so on until the graph is fully traversed (i.e. when all vertices have been visited). In
short, this computation is similar to the classic breadth-first search algorithm, but
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all vertices in a new layer are discovered in parallel in a single clock cycle, which
involves visiting flip-flops by changing their state to logic high.
Note that the maximum number of clock cycles required to traverse the graph
is equal to the graph diameter, which is often very small for real-life graphs. For
example, biological networks in our case study comprise thousands of vertices yet
their diameter is typically around 5 due to the small-world phenomenon. These net-
works can therefore be traversed in few clock cycles, which is faster than a single
memory access on a commodity computer. This forms the basis for the significant
acceleration factors reported in Section 4.
3.3 Calculating Average Shortest Path
The accelerator is designed primarily to calculate the average shortest path ϑ(G)
over all pairs of source and destination vertices (a,b) where a 6= b, or
ϑ(G) =
1
N(N−1)
N
∑
i=1
N
∑
j 6=i
D(vi,v j), (1)
where N is the number of vertices and D(a,b) is the shortest distance between ver-
tices a and b. For better correspondence with the hardware implementation, pre-
sented next, we reformulate ϑ(G) as
ϑ(G) =
1
N(N−1)
N
∑
i=1
∑
k=1
k×C(vi,k), (2)
where C(a,k) is the number of vertices at a distance k from vertex a. In this case the
inner loop terminates when C(vi,k) = 0 since this implies C(vi,h) = 0 for h > k.
3.4 Implementation Details
We now describe in more details how the accelerator computes ϑ . The graph circuit
interfaces with three registers: an initialization shift register (SR), an enable register
(RE) and an output register (RO). Register SR initializes vertex values at the beginning
of each traversal while RE enables/disables selected vertices and RO detects which
vertices have been visited during the current traversal step. Additionally, a counter
CT maintains the step count during each traversal.
Computing ϑ involves N traversals, each amounting to calculating the inner sum
in (2). During each step (of each traversal), the number of bits in RO is multiplied by
CT and the result is added to an accumulator AC. Each traversal is completed when
RO= 0 (i.e. when no new vertices are visited). After N traversals, each starting from
a different vertex, the value held in AC is divided by N(N−1) to obtain ϑ .
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Register SR initializes the graph in preparation for a traversal operation. As dis-
cussed earlier, all vertices except for the starting vertex S are initialized in an unvis-
ited state. The value of SR is therefore a one-hot encoding of the index of S.
The accelerator is meant to be used in applications where selected graph vertices
can be disabled and the impact of this on ϑ can be determined. Register RE provides
this functionality; it is an N-bit register that can be prepopulated by the user (via API
calls). Any 0 bit entries in this register will disable the corresponding vertices during
the traversal process, effectively removing them from the graph. This approach is
inspired by Conditional Partial Order Graphs [16][17], which are used to efficiently
represent large graph families in hardware.
The accelerator is controlled by a host computer; computations are started, moni-
tored and their results are read via API calls. This provides a programmatic interface
enabling the accelerator to be used as a step in an automatic quantitative workflow
involving manipulating a base graph via vertex removal and evaluating the impact
by re-calculating ϑ . Using the language presented in Section 2, an input graph can
be converted into VHDL code and synthesized into an FPGA within the accelera-
tor framework. Therefore, developers can read a graph description, synthesize and
implement the accelerator, and then use it to analyze the graph, all while remaining
within the same programming environment.
4 Case Study
The presented graph transformation language and accompanying hardware imple-
mentation have been applied successfully by e-Therapeutics, a pioneer in computa-
tional drug discovery, to accelerate their analyses of protein interactions networks.
We discuss this use case here.
4.1 Computational Drug Discovery: An Overview
Biological systems can be modeled at different levels of abstraction by extensive
networks of interactions. At the base level, molecular interactions give rise to a rich
set of interactions at the cellular level while the latter mediate higher forms of inter-
actions and so on. If normal cellular function arises from the molecular interactions
within the cell then disease mechanisms can be considered as emerging from collec-
tions of pathological interactions that only occur in the disease state [18][19]. If the
cellular mechanisms underlying (certain) diseases can be described as a complex
system then drug discovery aimed at combating those diseases can be considered as
the identification of agents that have a significant effect when used to perturb those
systems.
Approaching the discovery of new therapeutic agents from this direction has a
number of theoretical benefits, such as being better placed to address complex dis-
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eases that arise due to interactions between multiple components, to tackle inherent
cellular robustness mechanisms [20], potentially reduce the capacity to develop re-
sistance [21], and aid in the discovery of personalized therapeutics [22]. The robust-
ness and resilience properties of complex systems implies they can withstand the
failure, or functional perturbation, of small numbers of their constituent elements.
Thus, substantial levels of change in system behavior can only occur when multiple
elements are perturbed simultaneously. The fact that linear superposition does not
hold implies that the identification of such element collections is not trivial, and is
certainly not as simple as choosing those that appear most important individually.
In the context of drug discovery this leads to the concept of the identification of col-
lections of multiple proteins, that, when perturbed simultaneously, can have a large
effect on biological function. The experimental identification of effective protein
sets within intact cellular systems is tricky due to both experimental limitations and
combinatorial explosion. Conversely, computational approaches are ideally suited
for problems plagued by combinatoric issues.
e-Therapeutics has developed a practical, in silico, systems based approach to
drug discovery based on the above principles [23]. Networks can be considered a
mathematical abstraction of a complex system [1] and have become a very useful
tool for modeling the molecular interactions within a cell and guiding the under-
standing of integrated biological function. Percolation theory applied to complex
networks [24] is concerned with exploring the change in network structure and
behavior due to perturbation of collections of system elements. A key result [25]
demonstrates that certain networks, including biological networks, show tolerance
to random vertex failure but are vulnerable to targeted attacks. As such, network per-
colation forms a computational framework to develop analysis approaches aimed at
the identification of effective protein sets in disease networks.
4.2 Drug Discovery by Network Analysis
The impact I of a perturbation, or removal, of vertices from a network is defined as
IX =
|ζn−ζ0|
ζ0
,
where ζn is the value of network measure X when n vertices have been removed
from the network.
Numerous measures X have been used in studies of network percolation and ro-
bustness with two commonly used measures being network diameter [25] and aver-
age shortest path [26]. Both measures rely on calculating the shortest path between
each pair of network vertices, or those in the largest connected component if the
network becomes fragmented.
Practical percolation experiments used in drug discovery at e-Therapeutics in-
volve calculating the impact of removing various protein sets on networks spanning
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thousands of proteins. There can be hundreds of thousands protein sets whose re-
moval impact must be evaluated, resulting in a very large number of shortest path
calculations. As such, performance improvements in network analysis can shorten
drug discovery time dramatically.
4.3 Biological Networks on FPGAs
We attempted to synthesize accelerator instances containing networks of various
sizes using the approach described in Section 3. The networks were protein inter-
actomes used by e-Therapeutics to evaluate the effects of different drug candidates
on complex cellular systems. Our motivation was: (i) to compare accelerator perfor-
mance to a software implementation and (ii) to test the scalability of our hardware
implementation using benchmarks from an industrial application. The networks
ranged from very small (3 vertices, 2 edges) to considerably large (3487 vertices,
115898 edges) and all had a small diameter (up to 5).
Table 1 summarizes accelerator resource utilization and performance for the six
networks. We found that the FPGA device we used (Altera Stratix IV - EP4SGX230)
was not sufficiently large to accommodate the largest network (n5). This result is not
surprising given that the high degree of connectivity in biological networks cannot
be matched by the planar interconnect network of an FPGA. In general, we expect
that FPGA interconnect density will impose an upper bound on the scalability of our
approach for many real-world networks with comparable degrees of connectivitiy.
Nevertheless, this upper bound is in fact not very restrictive; we were still able to fit
substantially large networks. In our case, n5 is actually the largest within its class of
protein interaction networks at e-Therapeutics and so the FPGA device we used was
able to accommodate all but the largest network (up to n4 which had 1628 vertices
and 53406 edges).
The increase in network scale also meant that the clock frequency at which the
network could be clocked was lower, a trend clearly visible in Table 1. This is be-
cause neighboring vertices had to be mapped to more distant flip-flops to accommo-
date the entire network and worst-case propagation delay increased correspondingly.
Nevertheless, we found that we could achieve a target clock frequency higher than
100 MHz for one of the largest networks (n4). Another upshot of increasing network
scale is that the number of cycles to calculate ϑ also increases since shortest path
computations have to be repeated for a larger number of vertices. This decreased
performance further compared to smaller networks.
Compared to our reference software implementation (a single-threaded program
written in C++, running on Intel i7-6700HQ 2.60 GHz CPU, 16 GB RAM and
6 MB cache), the throughput of average path calculations using our hardware accel-
erator (running at 100 MHz) was higher by 1-3 orders of magnitude. Even though
larger networks required more cycles to calculate ϑ , the relative performance of the
accelerator with these networks was higher (compared to software). Again, this is
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Table 1: Resource utilization and performance comparison for six protein-interaction network
benchmarks on the Altera DE4 board (FPGA: Stratix IV EP4SGX230).
Resource Utilization of the Network shows the resources used only by the hardware representa-
tion (HW) of the corresponding network. The number of Dedicated Registers instantiated on FPGA
for the HW networks matches the number of vertices in a network: every protein is mapped to a
flip-flop register (see Figure 5). We found that our biggest benchmark n5 cannot be synthezised
into the FPGA, because the number of protein interactions exceeds the available FPGA intercon-
nections in some parts of the chip (see the Peak Interconnect Usage entries). For this reason, some
of the entries in the table are missing (marked by −) and others were estimated (marked by ∗).
Resource Utilization of the Prototype shows the amount of resources used by the entire drug dis-
covery prototype. The amount of logic utilization due to the extra control circuitry and the NIOS II
software processor is not negligible, but it is not the cause of the network n5 synthesis failure. In
fact, QUARTUS also fails to synthesize n5 on its own.
Operating Parameters show the power consumption of the full FPGA prototype as estimated by
the PowerPlay Power Analyser tool. We also show the maximum working frequency at which each
network can be clocked (calculated without having the extra accelerator logic around), and the fre-
quency that we fixed for the prototype. The prototype frequency and processing cycles (i.e. number
of cycles needed to calculate ϑ ) are used to determine the prototype performance.
Finally, the Performance part of the table shows the obtained acceleration figures relative to our
baseline software implementation in C++. See Section 4.3 for further discussion.
Network n0 n1 n2 n3 n4 n5
Vertices 3 15 87 349 1628 3487
Edges 2 42 804 6456 53406 115898
Resource Utilization of the Network
Dedicated registers (FFs) 3 15 87 349 1628 3487
Lookup Tables (LUTs) 3 29 250 1541 11054 24878
Logic Utilisation 1% 1% 1% 1% 8% 18%*
Average Interconnect Usage ∼0% ∼0% ∼0% 0.4% 6% 16%*
Peak Interconnect Usage ∼0% ∼0% 1% 18% 79% 95%*
Resource Utilization of the Prototype
Dedicated registers (FFs) 1272 1362 1753 3089 9510 18850
Lookup Tables (LUTs) 1347 1453 1954 4192 18114 38759
Logic Utilisation 1% 1% 1% 3% 12% −
Average Interconnect Usage 0.6% 0.6% 0.7% 1% 11% 27%*
Peak Interconnect Usage 15% 15% 18% 31% 90% 120%*
Operating Parameters
Power Consumption (mW) 956 956 961 993 1238 −
Network Frequency (MHz) >1000 >1000 426 195 122 −
Prototype Frequency (MHz) 100
Processing Cycles (per network) 32 215 1206 4793 22772 48371
Performance
Software Throughput (networks/sec) 105 >104 1176 56 3 ∼0.88
FPGA Throughput (networks/sec) >106 >105 82918 20863 4391 2067*
Acceleration Factor ∼10× ∼10× 70× 372× 1463× 2349×*
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a trend that we expected; our approach scales much better with respect to network
size compared to a software implementation.
This trend can be also observed in Fig. 6, where we show the execution time
of 10 different ϑ calculations on the network n4. In each of these calculations,
a different number of edges (decided randomly) is enabled, from 10% to 100%.
While software execution time scales linearly with the number of network edges,
the execution time of the accelerator is approximately constant. Moreover, enabling
more network edges tends to reduce network diameter and therefore has the counter-
intuitive effect of reducing execution time.
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Fig. 6: Execution time of an analysis run on the network n4 at varying number of edges.
5 Conclusions and Future Research
The paper presented a domain-specific language for graph construction and trans-
formation, and a hardware acceleration backend for processing graphs on FPGAs.
We demonstrate 1000× acceleration compared to a conventional software imple-
mentation on real-life drug discovery benchmarks.
The main idea behind our approach is to physically embed the application graph
into silicon, where each vertex is mapped into a tiny core consisting of few gates,
which can communicate concurrently and directly, avoiding the memory bottleneck.
Our future research will focus on investigating the applicability of the developed
technology to graph processing in other domains, where graphs are typically fixed
apart from minor perturbations and can therefore be efficiently analyzed using the
presented approach. One such example is smart energy grids, where vertices and
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edges are rarely added or removed. Deep learning networks are also suitable for
embedding in hardware and it would be instructive to compare the developed tech-
nology to those produced by other groups in this active research area. We believe
that the presented graph transformation language may be particularly well-suited for
compiling machine-learning networks developed using frameworks such as Tensor-
flow [27] into hardware. Finally, with the advent of cloud FPGA technology it be-
comes possible to provide easily accessible and highly scalable graph manipulation
and processing infrastructure for a wide range of applications and users, which is
our long-term goal.
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